Delay and Power Reduction in Deep Submicron Buses
نویسندگان
چکیده
As technology scales down, coupling between nodes of the circuits increases and becomes an important factor in interconnection analysis. In many cases like the deep submicron technology (DSM), the coupling between lines (inter-wire capacitance) is strong and the power consumed by parasitic capacitance is non-negligible [1-6]. In this work, we employ the differential low-weight encoding [1] to reduce energy and delay (transmission cost) on DSM buses. We propose an enumeration method that reduces the encoder table-size from O(2 n) words to O(n) words, for an n-bit DSM bus, and so reduces the memory complexity significantly and facilitates energy and delay reduction due to addressing and fetching data from large lookup tables. We modify the energy and delay equations for DSM buses and develop new representations in terms of number of the same and opposite direction transitions on the bus and use them in our interconnect analysis. We also use these equations to develop formulas for computing the mean transmission cost per bit on DSM buses for both differential low-weight encoding and uncoded schemes. Using the interconnect analysis, we compute a help codeword (from the set of unselected codewords) on the fly and assign to each selected codeword. This low complexity step consists of simple operations and enables us to gain more cost reduction without increasing the table size or number of the bus lines. The simulation results for 16-bit, 32-bit and 64-bit buses at maximum rate (only one extra line added) show that the proposed encoding scheme achieves more than 10% cost reduction, and performs more than 2.5% better than to the original differential low-weight scheme, in the worst case. iv ACKNOWLEDGEMENTS I would like to thank my advisor Dr. A. P. Preethy for giving me the privilege to work under her supervision. I will always remember her kindness, help and support. I would like to thank Dr. Steven W. McLaughlin for all his contributions to this work and his valuable guidelines and comments. I would also like to thank the committee members Dr. Saeid Belkasim and Dr. Alex Zelikovsky for reviewing my thesis and their valuable comments. I especially want to thank Dr. Sunderraman for all his help, advice and support during my graduate studies at GSU and for all his hard work and devotion to the Computer Science Department.
منابع مشابه
A Bus Encoding Method for Crosstalk and Power Reduction in RC Coupled VLSI Interconnects
The performance factors such as propagation delay, power dissipation and crosstalk in RC modelled interconnects are major design issues for the System on-chip (SoC) designs in current Deep Submicron (DSM) era. The crosstalk effect is a consequence of coupling and switching activities that is encountered when there is a transition as compared to previous state of wire and or when there are trans...
متن کاملLeakage Reduction ONOFIC Approach for Deep Submicron VLSI Circuits Design
Minimizations of power dissipation, chip area with higher circuit performance are the necessary and key parameters in deep submicron regime. The leakage current increases sharply in deep submicron regime and directly affected the power dissipation of the logic circuits. In deep submicron region the power dissipation as well as high performance is the crucial concern since increasing importance ...
متن کاملNovel Techniques Addressing Delay and Power Issues in Deep Sub-
In deep-submicron technologies the primary component of delay is shifting from logic gates to the interconnect network. Buses can no longer be considered as a set of independent lines that don’t interact. A more appropriate model would treat the bus as a distributed system, where a transition on a line would affect adjacent lines as well. However, the transitions on the buses can be grouped int...
متن کاملEfficient Switching Activity Reduction Technique for Fault Tolerant Data Bus
In Deep-submicron (DSM) systems, the crosstalk effect on onchip data buses and interconnects dictates the overall performance and reliability of the highly integrated systems. In many digital processors and SoC the reliable transfer of the information over the data bus is crucial for the proper operation of a particular system. Hence ECC techniques are used on data buses for reliable transfer o...
متن کاملMultiple-Valued Logic Buses for Reducing Bus Size, Transitions and Power in Deep Submicron Technologies
In this paper, we explore the potential of bus interconnection models using the Multiple-Valued Logic paradigm to reduce the power consumption of on-chip address and data buses within embedded SoC platforms. Data is sent over the buses using radix-r number system, i.e. ternary, balanced ternary or quaternary, rather than binary. This allows more compact bus design with less number of bus lines....
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2015